XCENA and Samsung's MX1 CXL Memory Expansion Device with RISC-V Compute and SSD Integration

XCENA and Samsung's MX1 CXL device combines 2TB DDR5 memory expansion with 3072 RISC-V cores for data-parallel workloads, enabling SSDs to be presented as memory with DRAM caching. The architecture features a custom vector processing engine, GPU-like cache hierarchy, and OpenCL-like programming model for heterogeneous computing.

Comments

Read original article